Besi Improved Memory Chip Manufacturing with Multiphysics Simulation
Stefan Behler, Besi, Switzerland
As memory chips become smaller and smaller, designers must ensure that the chips stay intact during the manufacturing process. Besi develops equipment and assembly processes for substrate and wafer packaging production in markets such as consumer electronics, automotive, industrial, and solar energy. Stefan Behler, a senior expert process engineer, used multiphysics simulation to explore and optimize a new way of peeling off the tape on a memory chip that results in less deformation of the dies. This new method is now used by semiconductor packaging factories all over the world.
Suggested Stories
The Sound of Perfection Thanks to the Modeling of Acoustic Metasurfaces
At the École Polytechnique Fédérale de Lausanne (EPFL), engineers have designed an acoustic metasurface that could be ...
Get an Inside Look at How Veryst Engineering Looks Inside Designs
Step into the material test lab at Veryst Engineering to see how they develop accurate material models for use in ...
Numerical Simulation-Based Topology Optimization Leads to Better Cooling of Electronic Components in Toyota Hybrid Vehicles
The Toyota Research Institute in Ann Arbor drives cutting-edge research in energy efficiency, mobility infrastructure, ...
Optimizing the Performance of Complex Building Façades
Engineers at Newtecnic specialize in complex building design, working with bold and fluid architectural shapes. To ...
